

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	0	10/629241	US-PGPU B; USPAT; EPO, JPO	OR	ON	2004/11/12 08:29
L2	0	10/629241	US-PGPU B; USPAT	OR	ON	2004/11/12 08:29
L3	0	10/629041	US-PGPU B; USPAT	OR	ON	2004/11/12 09:24
L4	5	"6492662"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:27
L5	5	"6458632"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:29
L6	10	"6448586"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:32
L7	44	"6229161"	US-PGPU B; USPAT	OR	ON	2004/11/12 10:22
L8	24	thyristor with transistor.ti.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:23
L9	951	thyristor with transistor.clm	US-PGPU B; USPAT	OR	ON	2004/11/12 10:24
L10	64	(thyristor with transistor) with (method process).clm	US-PGPU B; USPAT	OR	ON	2004/11/12 10:26
L11	144	'finfet'	US-PGPU B; USPAT	OR	ON	2004/11/12 10:48
L12	52	'finfet' with (transistor thyristor)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52
L13	0	'finfet' with (thyristor)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:32
L14	40	'finfet'.TI.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:49
L15	0	14 AND ('finfet' WITH THYRISTOR)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:50
L16	0	14 AND (TRANSISTOR WITH THYRISTOR)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:50
L17	0	14 AND (FINFET WITH (TRANSISTOR WITH THYRISTOR))	US-PGPU B; USPAT	OR	ON	2004/11/12 10:51
L18	0	12 AND THYRISTOR	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52

L19	0	'finfet' with thyristor	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52
L20	7	11 AND thyristor	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52

EAST [9041.wsp:1] X

File View Edit Tools Window Help

Open | New | Print | Help

② L11: (144) 'finfet'
 ② L13: (0) 'finfet' with (thyristor)
 ② Failed
 ② Saved

② finfet' with (transistor thyristor)

② US PCT/EP/US/AT
 Default operator: [OR]

② [OK] [Cancel] [Help] [About] [Exit]

U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	E	3	4	5	6
1	<input type="checkbox"/>	US 20040222477	20041111	12	MULTI-HEIGHT FINFETS	257/412			Aller, Ingo et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
2	<input type="checkbox"/>	US 20040219722	20041104	13	METHOD FOR FORMING A DOUBLE-GATED SEMICONDUCTOR DEVICE	438/157	257/401; 438/151; 438/93		Pham, Daniel T. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
3	<input type="checkbox"/>	US 20040217433	20041104	18	Doping of semiconductor fin devices	257/412			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
4	<input type="checkbox"/>	US 20040217420	20041104	19	Semiconductor-on-insulator chip incorporating strained-channel partially-depleted self-aligned contact for silicon-on-insulator devices	257/347			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
5	<input type="checkbox"/>	US 20040203211	20041014	13	Self-aligned contact for silicon-on-insulator devices	438/299	257/346; 438/586; 438/595		Yang, Fu-Liang et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
6	<input type="checkbox"/>	US 20040198031	20041007	22	Method for forming structures in finfet devices	438/585			Lin, Ming-Ren et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
7	<input type="checkbox"/>	US 20040198003	20041007	10	Multiple-gate transistors with improved gate control	438/284			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
8	<input type="checkbox"/>	US 20040195628	20041007	16	Method of forming an N channel and P channel finfet device on the same semiconductor	257/351	438/153		Wu, Chung-Cheng et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
9	<input type="checkbox"/>	US 20040195627	20041007	12	Strained channel FinFET	257/347			Dakshina-Murthy, Srikanteswara et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
10	<input type="checkbox"/>	US 20040195624	20041007	13	Strained silicon fin field effect transistor	257/347			Liu, Chee-Wee et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					
11	<input type="checkbox"/>	US 200400902	20040902	13	Contacts to emission tubes for	257/400			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>					

EAST - [9041.wsp:1]										
Edit View Edit Tools Window Help										
Document Search										
<input checked="" type="checkbox"/> L11: (144) 'finfet' <input checked="" type="checkbox"/> L12: (52) 'finfet with (transistor thyristor)' <input checked="" type="checkbox"/> L13: (0) 'finfet' with (thyristor) <input checked="" type="checkbox"/> Failed <input checked="" type="checkbox"/> Saved										
U	Document ID	Issue Date	Pages	Title	Current ORI	Current XR	Retrieval C	Inventor	S	C
11	<input checked="" type="checkbox"/> US 20040169269	20040902	13	Contacts to semiconductor fin devices	257/692			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
12	<input checked="" type="checkbox"/> US 20040145019	20040729	13	STRAINED CHANNEL FINFET	257/349			Dakshina-Murthy, Srikanteswara et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
13	<input checked="" type="checkbox"/> US 20040113171	20040617	11	METHOD OF FABRICATING A MOSFET DEVICE WITH METAL CON	257/119			Chiu, Hsien-Kuang et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
14	<input checked="" type="checkbox"/> US 20040110331	20040610	15	CMOS inverters configured using multiple-gate transistors	438/199			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
15	<input checked="" type="checkbox"/> US 20040108559	20040610	49	Insulated-gate field-effect transistor, method of fabricating same, and semiconductor device	257/411	257/E29.315		Sugii, Nobuyuki et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
16	<input checked="" type="checkbox"/> US 20040100306	20040527	12	Two transistor nor device	326/112	257/E27.06; 257/E27.062		Krivokapic, Zoran et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
17	<input checked="" type="checkbox"/> US 20040048424	20040311	16	Method of forming an N channel and P channel FINFET device on the same s	438/154			Wu, Chung Cheng et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
18	<input checked="" type="checkbox"/> US 20040038464	20040226	18	Multiple-plane FinFET CMOS	438/151	438/152; 438/168		Fried, David M. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
19	<input checked="" type="checkbox"/> US 20040036118	20040226	48	Concurrent Fin-FET and thick-body device fabrication	257/347	257/E21.415; 257/E21.703; 257/E27.112		Abadeer, Wagdi W. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
20	<input checked="" type="checkbox"/> US 20040033674	20040219	14	Deposition of amorphous silicon-containing films	438/478			Todd, Michael A.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
21	<input checked="" type="checkbox"/> US 20040031141	20040210	64	Strained semiconductor	257/227	257/226		Lechtefeld, Ambarzayev	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

EAST [9041.wsp1] X

File View Edit Tools Window Help

Open [1] 1134* X

② L11: (144) 'finfet'
 ② L12: (52) 'finfet' with (transistor thyristor)
 ② L13: (0) 'finfet' with (thyristor)

② Failed
 ② Saved

Search [US-Patent-USPAT] X

Search mode: [OR] X

'finfet' with (transistor thyristor)

Advanced [X] Selection [X] Search [X] Print [X] Help [X]

Document ID Issue Date Pages Title Current OR Current XR Retrieval C Inventor S C P F G

ID	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	P	F	G
21	US 20040031979	20040219	64	Strained-semiconductor-on-insulator device structures	257/233	257/235; 257/297; 257/E21.415		Lochtefeld, Anthony J. et al.	<input checked="" type="checkbox"/>				
22	US 20030229661	20031211	16	Sense-amp based adder with source follower pass gate evaluation tree	708/710			Kim, Jae-Joon et al.	<input checked="" type="checkbox"/>				
23	US 20030193058	20031016	15	Integrated circuit with capacitors having fin structure	257/200			Fried, David M. et al.	<input checked="" type="checkbox"/>				
24	US 20030178670	20030925	14	Finfet CMOS with NVRAM capability	257/315	257/E21.209; 257/E29.302		Fried, David M. et al.	<input checked="" type="checkbox"/>				
25	US 20030160233	20030828	13	Method of forming a semiconductor device having an energy sheathing layer and an energy sheathing layer and	257/37	257/E21.347; 257/E21.415; 257/E29.277		Rendon, Michael J. et al.	<input checked="" type="checkbox"/>				
26	US 20030151077	20030814	16	Method of forming a vertical double gate semiconductor device and structure thereof	257/250	257/270; 257/328; 257/331		Mathew, Leo et al.	<input checked="" type="checkbox"/>				
27	US 20030145299	20030731	15	Finfet layout generation	716/11			Fried, David M. et al.	<input checked="" type="checkbox"/>				
28	US 20030102518	20030605	22	Finfet SRAM cell using low mobility plane for cell stability and method for forming	257/401	257/350; 257/368; 257/393		Fried, David M. et al.	<input checked="" type="checkbox"/>				
29	US 20030102497	20030605	18	Multiple-plane finFET CMOS	257/255			Fried, David M. et al.	<input checked="" type="checkbox"/>				
30	US 20020171107	20021121	6	Method for forming a semiconductor device having elevated source and drain regions	257/347	257/E21.415; 257/E21.43; 257/E29.267		Cheng, Baohong et al.	<input checked="" type="checkbox"/>				
31	US 6815277	20041109	17	Method for fabrication	439/108			Fried, David M. et al.	<input checked="" type="checkbox"/>				

EAST - 19041.wsp;1										
(1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)										
↗ L11: (144) 'finfet' ↗ L12: (52) 'finfet' with (transistor thyristor) ↗ L13: (0) 'finfet' with (thyristor) ↗ Failed ↗ Saved				Document ID: 438/157 Date: 20040720 Current OR: OR Current XR: XR Current Retrieval C: C Inventor: Vojin Bikić et al. P: Physics P: Electrical Engineering						
↗ 'finfet' with (transistor thyristor)		OR: US/PER/GB/DE/FR Current OR: OR Current XR: XR Current Retrieval C: C Inventor: Vojin Bikić et al. P: Physics P: Electrical Engineering								
U	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C
31	US 6815277 B2	20041109	17	Method for fabricating multiple-plane FinFET CMOS	438/198	438/199		Fried; David M. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
32	US 6815268 B1	20041109	18	Method for forming a gate in a FinFET device	438/149	438/151; 438/157; 438/164		Yu; Bin et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
33	US 6812119 B1	20041102	11	Narrow fins by oxidation in double-gate finfet	438/585	438/596		Ahmed; Shibly S. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
34	US 6803631 B2	20041012	12	Strained channel finfet	257/349	257/192		Dakshina-Murthy; Srikanthewara et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
35	US 6787854 B1	20040907	12	Method for forming a fin in a finFET device	257/348	257/347; 257/349; 257/350		Yang; Chih-Yuh et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
36	US 6787476 B1	20040907	18	Etch stop layer for etching FinFET gate over a large n-channel	438/740	438/197; 438/584		Dakshina-Murthy; Srikanthewara et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
37	US 6787406 B1	20040907	24	Systems and methods for forming dense n-channel and n-channel fine using shadow	438/164	438/302; 438/525; 438/531		Hill; Wiley Eugene et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
38	US 6787402 B1	20040907	10	Double-gate vertical MOSFET transistor and fabrication method	438/142	438/151		Yu; Bin	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
39	US 6770516 B2	20040803	15	Method of forming an N channel and P channel FINFET device on the same	438/154	257/24; 257/350; 257/351		Wu; Chung Cheng et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
40	US 6765303 B1	20040720	17	FinFET-based SRAM cell		257/25; 257/368; 257/903		Krivokapic; Zoran et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
41	US 6764881	20040720	20	Method of forming a gate	438/157	438/282		Yan; Bin et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

